Mastodon Skip to content
LIVE - NYSE/-/- CRYPTO/OPEN/24/7
BTC$86,544▲ 2.03%ETH$2,733▲ 1.50%SOL$121.38▲ 1.11%TOTAL CRYPTO$2.93T▼ 1.83%S&P 5007,722.72▲ 0.73%NASDAQ27,190.86▲ 1.19%DOW51,176.96▲ 0.49%GOLD4,187.60▲ 0.61%WTI90.04▼ 1.17%BRENT101.47▼ 0.76%EUR/USD1.1217▼ 0.29%USD/JPY157.79▼ 0.09%DXY102.11▲ 0.17%
Technology

OpenAI and Synopsys Sign Multi-Year Chip Design Deal

Synopsys and OpenAI are building GPT-Synopsys, a frontier model trained to run chip design tools the way an expert engineer would, with a revenue split in the contract.

Pexels – Andrew Neel

Synopsys and OpenAI signed a multi-year agreement to build GPT-Synopsys, a specialized model trained to operate Synopsys’ electronic design automation tools. The two companies describe each other as preferred partners and will share revenue from the product, according to an announcement made on September 30 alongside Synopsys’ investor day.

The pitch is narrow but large. Today’s agentic AI connects general-purpose models to EDA tools and lets them run scripted workflows. GPT-Synopsys is meant to go further: a frontier model trained to use the tools the way a senior engineer would, interpret the results, and iterate on a design until it meets timing, power and area targets. In the companies’ framing, the model stops being a helper that suggests commands and becomes the operator that runs the flow.

Under the deal, OpenAI licenses Synopsys’ EDA tools to train the model. GPT-Synopsys will run on OpenAI-hosted infrastructure and integrate with Synopsys.ai and the Synopsys Autopilot agentic AI platform. The companies say customer data will not train the model. They did not give an availability date, pricing or the size of the revenue split, and no benchmarks with real design results have been published.

Why chip design is the target

Semiconductor design has a bottleneck that has barely moved in decades. Verification and timing closure, the work of proving a chip is correct and will perform as intended, consumes a large share of engineering time on any complex design. Proposed tasks for the model include optimizing power, performance and area, and closing timing and verification issues, the work that routinely stacks into months on a large chip.

“The future of semiconductor engineering requires dramatic acceleration of the chip design process without compromising PPA or first-time-right silicon,” said Sassine Ghazi, president and CEO of Synopsys.

The economics run in the same direction. Memory prices are up sharply this year as AI data centers absorb DRAM supply, with retail RAM up as much as 89% in some markets, and AMD has told partners to expect roughly a 10% supply price increase in Q4. Anything that shortens design cycles or cuts rework has obvious dollar value for companies facing those input costs.

OpenAI co-founder Greg Brockman said in the announcement video that the aim is to cut weeks or even months from the design process and get more chips to market.

The rest of the chip week

Synopsys is the software layer. The hardware layer moved separately over the same few days. Nvidia’s board authorized an additional $150 billion on its buyback program on September 28, the largest single repurchase authorization increase on record, bringing the remaining program total to $235 billion to be executed through fiscal 2028. The move came as Nvidia faces growing competition in AI accelerators and record capital spending across its customer base.

Amazon, meanwhile, is weighing a sale-leaseback of about $8 billion in Nvidia Grace Blackwell chips through a special-purpose vehicle, according to the Financial Times and Reuters, a sign that even the largest cloud buyers are looking for ways to move chip costs off balance sheets. Amazon expects roughly $220 billion in capital spending this year, much of it directed at AI infrastructure.

Memory makers Micron and Samsung posted record quarterly results but warned that a global shortage could persist until 2028 as AI data centers consume more DRAM wafers. TSMC posted record quarterly revenue of roughly NT$514.8 billion, up 53.3% year over year, driven by AI demand squeezing out capacity that used to serve phones and PCs.

What could go wrong

An error in a consumer software product is an inconvenience. An undetected error in a chip design can delay a product for quarters and cost millions in retooling. The companies have not published benchmarks for GPT-Synopsys, and the announcement includes no accuracy claims on real design tasks.

Human review, reproducibility and audit trails will decide whether engineers trust the model. First-time-right silicon remains the standard the industry judges itself by, and no EDA vendor has yet automated that guarantee. Early customer engagements are underway, which means the real test is ahead of the press release, not behind it.

There is also a market question. Synopsys lifted its fiscal 2027 growth forecast above analyst expectations at the same investor day, and the shares jumped on the news. Whether GPT-Synopsys generates revenue at the scale the deal implies is not yet visible in any published number.

The upstream shift

What makes the deal worth more than its headline is where it sits. AI spending has so far flowed to data centers, GPUs and power. A partnership that puts frontier models inside the design tools shifts attention upstream, to the software, IP and compute used before a chip ever reaches a foundry.

That shift also raises demand for computing capacity, since automated design exploration runs many more candidate designs through simulation and verification than a human team would. EDA vendors have quietly become one of the bigger consumers of high-performance compute in their own right, and that trend predates this deal.

For engineers, the practical change is narrower than the marketing suggests. The model handles tool operation and iteration, the mechanical loop that eats calendar time. Judgment on architecture, safety mechanisms and sign-off stays with people. That split, familiar from every previous automation wave in engineering, is where this deal will be judged.

The experiment is live, with customers already engaged. The results will show up either in shortened design schedules or they will not. Chips take quarters to prove a claim like that, so the wait is longer than the announcement cycle.

SourcesSynopsys press release; Nvidia press release; Financial Times; Reuters; R&D World.
Share: X